- Notera att ansökningsdagen för den här annonsen kan ha passerat. Läs annonsen noggrant innan du går vidare med din ansökan.
Job description:
You will be part of a high end technology project with the goal to develop and verify complex digital designs
Will be Responsible for Block/Sub-sys/Top level verification of ASIC/FPGA designs
Experience:
3-7 years
Location:
Stockholm, Sweden
Required competence:
Experience in HVL System Verilog and verification methodology UVM, OVM & VMM
Test plan development, Execution, Functional and Code coverage
EDA Simulation tools Questasim/ NCSim / VCS
Post Silicon Debug and Validation
Programming language C, C++ and concepts of OOP?s
Version control tools like CVS/ SVN/ Clear case/Perforce
Scripting Languages Perl/Python/Shell/Tcl
Experience from verification of complex digital SoC designs with CPUs, DSPs, advanced filters, and high speed links
Candidates must be good team players with attention to detail, self-disciplined, able to manage their own time and workload, proactive and motivated
Excellent written and verbal communication skills in English
Hur du söker jobbet
Ansökan sker via e-post till [email protected]. Vänligen använd rubriken/referensen "JOB CODE : LSQR-VE-001".